

UNITED STATES PATENT AND TRADEMARK OFFICE

mN

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/796,499	03/08/2004	Ben Esposito	174/298	3012
36981 7590 06/12/2007 FISH & NEAVE IP GROUP ROPES & GRAY LLP			EXAMINER	
			ALROBAYE, IDRISS N	
1211 AVENUE OF THE AMERICAS NEW YORK, NY 10036-8704			ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			06/12/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/796,499	ESPOSITO, BEN				
Office Action Summary	Examiner	Art Unit				
	Idriss N. Alrobaye	2183				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D/ Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period versilized to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr vill apply and will expire SIX (6) MONTHS from , cause the application to become AB ANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 16 A	<u>oril 2007</u> .					
2a)⊠ This action is FINAL . 2b)□ This	This action is FINAL . 2b) ☐ This action is non-final.					
3) Since this application is in condition for allowar	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-21</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-21</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>16 April 2007</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 	s have been received.					
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau	u (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list	of the certified copies not receive	ed.				
Attachment(s)	л П	. (DTO 442)				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da	ate				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P	atent Application				

Art Unit: 2183

DETAILED ACTION

Response to Amendment

- 1. This action is responsive to communications through the applicant's application filed on 04/16/2007.
- 2. Applicant's amendments to the specification have been fully considered. The objections to the specification have been withdrawn.
- 3. Applicant's amendments to claims 8 and 12 to overcome the claim objections have been considered. The objections to the claims have been withdrawn.
- 4. Applicant's amendments to claims 2 and 6 to overcome the 35 USC 112 rejection haven been considered. The rejections under 35 USC 112 have been withdrawn.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Peng U.S. Patent No. 5,594,675 (hereinafter Peng).
- 7. As per claim 1, Peng teaches digital signal processing (DSP) circuitry that independently processes a plurality of multi-channel data signals, comprising:

a plurality of columns of registers (see e.g. Fig. 11, elements 734-0, 734-1, 734-u-1 etc), each said column comprising an input (see e.g. Fig. 11, wherein each column has an input) and a plurality of registers arranged in serial (see e.g. Fig. 11, element 734-1, wherein column 734-1 has plurality of registers and are arranged in series); and

interconnection circuitry for allowing successive channels of said plurality of multi-channel data signals to be selectively shifted through said plurality of registers in each said column (see e.g. Fig. 11, element 734-1, and col. 17, lines 5-23) and to also be selectively shifted through a plurality of registers in at least one other of said plurality of columns (see e.g. Fig, 11, element 734-0 "one column", element 734-1 "another column", wherein one input of MUX1 (element 732-1) comes from column 734-0), wherein said interconnection circuitry allows a value at the input of each column to be selectively routed to any said register in said respective column (see e.g. Fig. 11, wherein the a value at the input of each column is selectively routed to any said register. For instance, column 734-1 can route values from the input to any of the registers, REG L, REG L-1, REG 1. If column 734-1 wants to route values from the column input to REG L-1, the values will pass through REG L until it reaches REG L-1. Similarly with REG 1, if the values from column 734-1 to be routed to REG 1, the values will have to go through REG L and REG L-1, but eventually will reach REG 1).

8. As per claim 2, Peng teaches the circuitry of claim 1, further comprising utilization circuitry for operating on a first piece of data output by a register in a first of said columns and a second piece of data output by a register in a second of said columns

Art Unit: 2183

(see e.g. Fig. 11), wherein the first and second pieces of data each corresponds to a first channel of the plurality of multi-channel data signals (see e.g. Fig. 11, and Fig. 5).

- 9. As per claim 3, Peng teaches the circuitry of claim 2, wherein said utilization circuitry comprises circuitry selected from the group consisting of adder circuitries, multiplier circuitries, and a combination thereof (see e.g. Fig. 11, elements 740-0, 740-1, multiplier).
- 10. As per claim 4, Peng teaches the invention as claimed above. Peng further teaches the circuitry of claim 1, wherein the interconnection circuitry comprises: a multiplexer circuit associated with each register in each said column (see Peng, e.g. Fig. 5, wherein a multiplexer is associated with each register in each column; see column that contains element 413-1, 412-0-1, 412-0-L; register 412-0-1 is associated with MUX 413-1 and 412-0-L is associated with MUX in i=2).
- 11. As per claim 5, Peng teaches the invention as claimed above. Peng further teaches the circuitry of claim 1, wherein said interconnection circuitry allows successive data signals to be shifted to as many different said plurality of columns as needed such that the output of each of those columns is used as an input to a finite impulse response filter function (see e.g. Fig. 11; abstract; col. 1, lines 1-67; col. 6, lines 65-67; col. 16, lines 5-20).

Art Unit: 2183

- 12. As per claim 6, Peng teaches the invention as claimed above. Peng further teaches the circuitry of claim 5, wherein a respective register in each of those columns provides a respective piece of the output data used as the input to the filter function (see e.g. Fig. 11, abstract; col. 1, lines 1-67; col. 6, lines 65-67; col. 16, lines 5-20), wherein each respective piece of the output data corresponds to a first channel of the plurality of multi-channel data signals (see e.g. Fig. 5).
- 13. As per claim 7, Peng teaches the invention as claimed above. Peng further teaches the circuitry of claim 1, wherein said interconnection circuitry can selectively route data signals past one or more of said registers in each said column (see e.g. Fig. 11, wherein the output of column 734-1, REG 1 is going to the input of MUX1 (element 732-1)).
- 14. As per claim 8, Peng teaches the invention as claimed above. Peng further the circuitry of claim 1 wherein said circuitry is mounted on a programmable logic device (The digital signals processing as taught by Peng is considered equivalent to a programmable logic device).
- 15. As per claim 9, Peng teaches the invention as claimed above. Peng further teaches the programmable logic device defined in claim 8 further comprising:

routing circuitry for selectively supplying signals to and receiving signals from the DSP circuitry (see e.g. Figs. 10-11).

Art Unit: 2183

16. As per claim 10, Peng teaches the invention as claimed above. Peng further teaches the programmable logic device defined in claim 9 further comprising:

programmable logic circuitry connected to the routing circuitry (see e.g. Fig. 4, wherein element 310 is connected to element 340 (which contain the routing circuitry)).

17. As per claim 11, Peng teaches the invention as claimed above. Peng further teaches a digital processing system comprising:

processing circuitry (see e.g. Fig. 4);

a memory coupled to the processing circuitry (see e.g. Fig. 4, elements 310 and 320); and

a programmable logic device as defined in claim 8 coupled to the processing circuitry and the memory (see e.g. Fig. 4, element 340).

- 18. As per claim 12, Peng teaches the invention as claimed above. Peng further teaches the circuitry of claim 8 wherein said circuitry is mounted on a printed circuit board (it's understood from Peng reference that the DSP is mounted on a printed circuit board).
- 19. As per claim 13, Peng teaches the invention as claimed above. Peng further teaches the printed circuit board defined in claim 12 further comprising:

Art Unit: 2183

a memory (see e.g. Fig. 4, element 320 and 310) mounted on the printed circuit board and coupled to the programmable logic device (see e.g. Fig. 4, element 340; It's understood from Peng reference that the circuit is mounted on a printed circuit board).

20. As per claim 14, Peng teaches the invention as claimed above. Peng further teaches the printed circuit board defined in claim 12 further comprising:

processing circuitry mounted on the printed circuit board and coupled to the programmable logic device (see e.g. Fig. 4, wherein elements 330 and 350 are processing circuitry and are connected to the control logic 340).

- 21. As per claim 15, it's rejected for the same reasons set forth above in claim 1, wherein the columns in claim 1 are considered equivalent to the tap delay line circuitry in claim 15.
- 22. As per claims 16-21, claims 1-14 have all the features that claims 16-21 have, thus claims 16-21 are rejected for the same reasons set forth above in claims 1-14. The only different is naming, wherein the tap delay line circuitry in claims 16-21 is considered equivalent to the columns of registers in claims 1-14.
- 23. Claim 15 is rejected under 35 U.S.C. 102(b) as being anticipated by Washakowski et al. U.S. Patent Application Publication No. 2005/0238117 (hereinafter Washakowski).

Art Unit: 2183

24. As per claim 15, Washakowski teaches a programmable logic device (PLD), comprising:

digital signal processing (DSP) circuitry that supports multiple channels of data being transmitted on the same carrier, said DSP circuitry (see e.g. Fig. 1, wherein I and Q are the channels) comprising:

tap delay line circuitry (see e.g. Fig. 2A-2D, wherein element 200I and 200Q are the tap delay line circuitry; see paragraphs [0023]-[0024]) that comprises registers (see e.g. Fig. 4C, channels I and Q) for registering the data of each of the multiple channels such that the data of each channel is not mixed with the data of any other channel (see e.g. Fig. 2A-2D; and Fig. 4C, where it two shows the two separate channels I and Q, elements 440I and 440Q), wherein the tap delay line circuitry comprises:

an input (see Fig. 2A-2D, wherein each tap delay line circuitry has an input); and interconnection circuitry that allows a value received at the input to e selectively routed to any of said registers in said tap delay line circuitry (see e.g. Fig 4C, wherein the value received at the input of the channel can be routed to any registers. The value may passes through other registers in order to route the value into the selected register)

utilization circuitry that performs a function on data received from said tap delay line circuitry (see e.g. Fig. 2A-2D, wherein the adder, element 206I and 206Q are the utilization circuitry).

Art Unit: 2183

Claim Rejections - 35 USC § 103

25. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 26. Claims 16-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Washakowski in view of Peng.
- 27. As per claim 16, Washakowski teaches the invention as claimed above.

 Washakowski further teaches the PLD of claim 15, wherein said tap delay line circuitry comprises:

at least two columns of registers, each column including at least two registers arranged in serial (see Washakowski, Fig. 4C);

Washakowski did not specifically teach the structure as described below (a multiplexer circuit respectively associated with a register of each said column, said multiplexer....).

Peng teaches the structure as described here: a multiplexer circuit respectively associated with a register of each said column (see Peng, Fig. 11, multiplexers (732-0 to 732-u); columns (elements 735-0 to 735-u); registers in each column (734-0 to 735-u), said multiplexer circuit operative to select one of at least two input signals being applied to said multiplexer circuit for application to said associated register (Fig. 11, column 735-0), one of said input signals being one of said plurality of multi-channel

Art Unit: 2183

signals, and another one of said input signals being the output signal of a register that is conveyed by a tap delay line from a register in a column different than the column said multiplexer circuit applies said input signal to (Fig. 11, columns, elements 735-0 and 735-1). Peng teaches the structure as described above for the purpose of reducing processing requirements (Peng, col. 19, lines 61-67).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Peng in the invention of Washakowski, for the purpose of improving FIR filters by merging cross-symmetric bank filter terms. The merging of the filter banks enables a dramatic reduction in processing time and circuit size requirements without impeding the performance of the filter (Peng. col. 6, lines 40-44;col. 19, lines 61-67).

- 28. As per claim 17, Washakowski in view of Peng teaches the invention as claimed above. Peng further teaches the DSP circuitry of claim 16, wherein said associated register is a leading register in each said column (see Peng, Fig. 11, columns 735-0 to 735-u and REG L in each column). The motivation utilized in the combination of claim 16, super, applies equally as well to claim 17.
- 29. As per claim 18, Washakowski in view of Peng teaches the invention as claimed above. Peng further teaches the DSP circuitry of claim 16, wherein the output signal of the register being conveyed by the tap delay line is the output of a trailing register in each said column (see Peng, Fig. 11, columns 735-0 to 735-u and REG 1 in each

Art Unit: 2183

column). The motivation utilized in the combination of claim 16, super, applies equally as well to claim 18.

- 30. As per claim 19, Washakowski in view of Peng teaches the invention as claimed above. Peng further teaches the DSP circuitry of claim 16, wherein the tap delay line conveys an output signal of a register that is being provided to a first tap to a multiplexer circuit associated with a column that provides an output signal to a second tap (see Peng, Fig. 11, columns 735-0 to 735-1). The motivation utilized in the combination of claim 16, super, applies equally as well to claim 19.
- 31. As per claim 20, Washakowski in view of Peng teaches the invention as claimed above. Peng further teaches the DSP circuitry of claim 15, wherein said utilization circuitry selectively operates on signals output by a register in each said column. (See Peng, e.g. Fig. 11, multipliers 740-0 to 740-u). The motivation utilized in the combination of claim 16, super, applies equally as well to claim 20.
- 32. As per claim 21, Washakowski in view of Peng teaches the invention as claimed above. Peng further teaches the DSP circuitry of claim 16, further comprising bypass circuitry for enabling the selected input signal to be routed directly to one of said at least two registers in said column of registers (see Peng, e.g. Fig. 11, column 735-0, wherein the output of REG 1 is feedback to the MUX1 and to REG L). The motivation utilized in the combination of claim 16, super, applies equally as well to claim 21.

Art Unit: 2183

Response to Arguments

33. Applicant's arguments with respect to claims 1-21 have been considered but are moot in view of the new ground(s) of rejection.

34. As for claims 1-14, the applicant argues that the reference, Peng does not show "interconnection circuitry that allows a value at the input of each column to be selectively routed to any register in the column, as defined by claim 1."

The examiner disagrees, see Peng, Fig. 11, wherein a value at the input of each column can be selectively routed to any register in the column. As for example, column 734-1, if the value at the input to be routed to REG 1, the value will pass through registers REG L and REG L-1 but eventually will reach REG 1.

35. As for claims 15-21, the applicant's argues that the reference, Washakowski does not show "a tap delay line circuitry that includes an input and interconnection circuitry that allows a value received at the input to be selectively routed to any of the registers in the tap delay line circuitry". Further, the applicant admitted that the registers in Washakowski are coupled in series.

Examiner response: The examiner agrees with the applicant admission that the registers are in series, so if a value at the input of the tap delay to be routed to a specific register, it will pass throughout a number of registers until it reaches the specific

Art Unit: 2183

register. Furthermore, the tap delays have an input, for more details see the explanation to the rejections above.

Therefore the rejected claims stand as previously rejected.

Suggestion: To possibly overcome the used reference, Peng, the examiner suggests to modify the amendments of claim 1:

"wherein said interconnection circuitry allows a value at the input of each column to be selectively routed to any said register in said respective column" to indicate that the value to be selectively routed does not pass through other registers within the column.

Conclusion

36. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2183

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

- 37. The following is text cited from 37 CFR 1.111U.S. Patent No.: In amending reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.
- 38. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - U.S. Patent No. 5,144,525 shows analog acquisition system including a high-speed timing generator.
 - U.S. Patent No. 6,421,251 shows an array board interconnect system
 - U.S. Patent Application Publication No. 2002/0130944 shows a lightemission modulation having effective scheme of creating Gray scale on image
 - U.S. Patent Application Publication No. 2002/0089348 shows programmable logic integrated circuit devices including dedicated processor components.
 - See also attached PTO-892 form.

Art Unit: 2183

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Idriss N. Alrobaye whose telephone number is 571-270-1023. The examiner can normally be reached on Mon-Fri from 8:00 to 4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Idriss Alrobaye

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100